High Resolution FPGA DPWM Based on Variable Clock Phase Shifting
نویسندگان
چکیده
منابع مشابه
High Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملHigh-resolution, real-time 3D absolute coordinate measurement based on a phase-shifting method.
We describe a high-resolution, real-time 3D absolute coordinate measurement system based on a phase-shifting method. It acquires 3D shape at 30 frames per second (fps), with 266K points per frame. A tiny marker is encoded in the projected fringe pattern, and detected by software from the texture image and the gamma map. Absolute 3D coordinates are obtained from the detected marker position and ...
متن کاملHigh-resolution 3D profilometry with binary phase-shifting methods.
This paper presents a novel pixel-level resolution 3D profilometry technique that only needs binary phase-shifted structured patterns. This technique uses four sets of three phase-shifted binary patterns to achieve the phase error of less than 0.2%, and only requires two sets to reach similar quality if the projector is slightly defocused. Theoretical analysis, simulations, and experiments will...
متن کاملPhase-shifting interferometry based on induced vibrations.
The presence of uncontrolled mechanical vibrations is typically the main precision-limiting factor of a phase-shifting interferometer. We present a method that instead of trying to insolate vibrations; it takes advantage of their presence to produce the different phase-steps. The method is based on spatial and time domain processing techniques to compute first the different unknown phase-steps ...
متن کاملFPGA-Based Variable Length Decoders
A straightforward and fair comparison of variable length decoders is extremely difficult due to different implementation approaches, e.g., different codeword tables, IC technologies, design styles, and compression ratios. On the other hand, reconfigurable platforms provide fast design iteration times to change the design variables. Therefore, the variable rate symbol-parallel Variable Length De...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Power Electronics
سال: 2010
ISSN: 0885-8993,1941-0107
DOI: 10.1109/tpel.2009.2037818